

SHENZHEN TIBTRONIX TECHNOLOGY CO., LTD.



# TSPLEG10D-DXX

---

**25Gb/s 10km DWDM SFP28 Transceiver**  
**Hot Pluggable, Duplex LC, +3.3V, DWDM EML+PIN, Single mode**

**2020/7/1**



Shenzhen Tibtronix Technology Co., Ltd.

3/F, 12th Building, Nangang 1st Industrial Park, Baimang Xili, Songbai Road, Nanshan District, Shenzhen, China

Tel: +86 755 23316583

Fax: +86 755 29810056

E-mail: [sales@tibtronix.com](mailto:sales@tibtronix.com)

<http://www.tibtronix.com>

## Features:

- Supports up to 25.78Gbps bit rates
- SFP+ footprint
- Duplex LC connector
- DWDM EML laser and PIN photodiode, Up to 10km for SMF transmission
- 2-wire interface for management specifications compliant with SFF 8472 digital diagnostic monitoring interface
- Power Supply :+3.3V
- Power consumption<2W
- Temperature Range: 0~ 70° C
- RoHS compliant

## Applications:

- ✧ 25GBASE-LR
- ✧ CPRI rate-10

## Description:

The TSPLEG10D-DXX transceivers are high performance, cost effective modules supporting data rate of 25.78Gbps and 10km transmission distance with SMF.

The transceiver consists of three sections: a EML laser transmitter, a PIN photodiode integrated with a trans-impedance preamplifier (TIA) and MCU control unit. All modules satisfy class I laser safety requirements.

The transceivers are compatible with SFP Multi-Source Agreement and SFF-8472 digital diagnostics functions.

### ● Absolute Maximum Ratings

Parameter	Symbol	Min.	Typical	Max.	Unit
Storage Temperature	T <sub>S</sub>	-40		+85	°C
Case Operating Temperature	T <sub>A</sub>	0		70	°C
Maximum Supply Voltage	V <sub>CC</sub>	-0.5		4	V

Relative Humidity	RH	0		85	%
-------------------	----	---	--	----	---

### ● Electrical Characteristics (T<sub>OP</sub> = 0 to 70 °C, VCC = 3.135 to 3.465 Volts)

Parameter	Symbol	Min.	Typical	Max.	Unit	Note
Supply Voltage	V <sub>CC</sub>	3.135		3.465	V	
Supply Current	I <sub>CC</sub>			600	mA	
Power Consumption	P			2	W	
Data Rate			25.78		Gbps	
<b>Transmitter Section:</b>						
Input differential impedance	R <sub>in</sub>		100		Ω	1
Tx Input Single Ended DC Voltage Tolerance (Ref V <sub>EE</sub> T)	V	-0.3		4	V	
Differential input voltage swing	V <sub>in,pp</sub>	180		700	mV	2
Transmit Disable Voltage	V <sub>D</sub>	2		V <sub>CC</sub>	V	3
Transmit Enable Voltage	V <sub>EN</sub>	V <sub>EE</sub>		V <sub>EE</sub> +0.8	V	
<b>Receiver Section:</b>						
Single Ended Output Voltage Tolerance	V	-0.3		4	V	
Rx Output Diff Voltage	V <sub>o</sub>	300		850	mV	
Rx Output Rise and Fall Time	Tr/Tf	12			ps	4
LOS Fault	V <sub>LOS fault</sub>	2		V <sub>CC HOST</sub>	V	5
LOS Normal	V <sub>LOS norm</sub>	V <sub>EE</sub>		V <sub>EE</sub> +0.8	V	5

Note:

1. Connected directly to TX data input pins. AC coupling from pins into laser driver IC.
2. Per SFF-8431 Rev 3.0
3. Into 100 ohms differential termination.
4. 20%~80%
5. LOS is an open collector output. Should be pulled up with 4.7k – 10kΩ on the host board. Normal operation is logic 0; loss of signal is logic 1. Maximum pull-up voltage is 5.5V.

### ● Optical Parameters(TOP = 0 to 70°C, VCC = 3.135 to 3.465 Volts)

Parameter	Symbol	Min.	Typical	Max.	Unit	Note
<b>Transmitter Section:</b>						
Optical Wavelength-End Of Life	λ	X-100	X	X+100	pm	
Optical Wavelength-Beginning Of Life	λ	X-25	X	X+25	pm	
Average Optical Power	P <sub>avg</sub>	-2		+5	dBm	1
Laser Off Power	P <sub>off</sub>			-30	dBm	
Extinction Ratio	ER	6			dB	

Transmitter Dispersion Penalty	TDP			3.2	dB	2
Relative Intensity Noise	Rin			-128	dB/Hz	3
Optical Return Loss Tolerance		20			dB	
<b>Receiver Section:</b>						
Center Wavelength	$\lambda_r$	1260		1610	nm	
Receiver Sensitivity	Sen			-13.3	dBm	4
Los Assert	LOS <sub>A</sub>	-24		-	dBm	
Los Dessert	LOS <sub>D</sub>			-14	dBm	
Los Hysteresis	LOS <sub>H</sub>	0.5			dB	
Overload	Sat	2			dBm	5
Receiver Reflectance	Rrx			-12	dB	

Note:


1. Average power figures are informative only, per IEEE802.3ae.
2. TWDP figure requires the host board to be SFF-8431 compliant. TWDP is calculated using the Matlab code provided in clause 68.6.6.2 of IEEE802.3ae.
3. 12dB reflection.
4. Conditions of stressed receiver tests per IEEE802.3ae. CSRS testing requires the host board to be SFF-8431 compliant.
5. Receiver overload specified in OMA and under the worst comprehensive stressed condition.

## ● Timing Characteristics

Parameter	Symbol	Min.	Typical	Max.	Unit
TX_Disable Assert Time	t_off			10	us
TX_Disable Negate Time	t_on			1	ms
Time to Initialize Include Reset of TX_FAULT	t_int			300	ms
TX_FAULT from Fault to Assertion	t_fault			100	us
TX_Disable Time to Start Reset	t_reset	10			us
Receiver Loss of Signal Assert Time	T <sub>A,RX_LOS</sub>			100	us
Receiver Loss of Signal Deassert Time	T <sub>d,RX_LOS</sub>			100	us
Rate-Select Chage Time	t_ratesel			10	us
Serial ID Clock Time	t_serial-clock			100	kHz

## ● Pin Assignment

Diagram of Host Board Connector Block Pin Numbers and Name



● Pin Function Definitions

PIN #	Name	Function	Notes
1	VeeT	Module transmitter ground	1
2	Tx Fault	Module transmitter fault	2
3	Tx Disable	Transmitter Disable; Turns off transmitter laser output	3
4	SDL	2 wire serial interface data input/output (SDA)	
5	SCL	2 wire serial interface clock input (SCL)	
6	MOD-ABS	Module Absent, connect to VeeR or VeeT in the module	2
7	RS0	Rate select0, optionally control SFP28 receiver. When high, input data rate >4.5Gb/ s; when low, input data rate <=4.5Gb/s	
8	LOS	Receiver Loss of Signal Indication	4
9	RS1	Not Connected	
10	VeeR	Module receiver ground	1
11	VeeR	Module receiver ground	1
12	RD-	Receiver inverted data out put	
13	RD+	Receiver non-inverted data out put	
14	VeeR	Module receiver ground	1
15	VccR	Module receiver 3.3V supply	

16	VccT	Module transmitter 3.3V supply	
17	VeeT	Module transmitter ground	1
18	TD+	Transmitter inverted data out put	
19	TD-	Transmitter non-inverted data out put	
20	VeeT	Module transmitter ground	1


Note:

1. The module ground pins shall be isolated from the module case.
2. This pin is an open collector/drain output pin and shall be pulled up with 4.7K-10Kohms to Host\_Vcc on the host board.
3. This pin shall be pulled up with 4.7K-10Kohms to VccT in the module.
4. This pin is an open collector/drain output pin and shall be pulled up with 4.7K-10Kohms to Host\_Vcc on the host board.

## ● SFP Module EEPROM Information and Management

The SFP modules implement the 2-wire serial communication protocol as defined in the SFP-8472. The serial ID information of the SFP modules and Digital Diagnostic Monitor parameters can be accessed through the I<sup>2</sup>C interface at address A0h and A2h. The memory is mapped in Table 1. Detailed ID information (A0h) is listed in Table 2. And the DDM specification at address A2h. For more details of the memory map and byte definitions, please refer to the SFF-8472, “Digital Diagnostic Monitoring Interface for Optical Transceivers”. The DDM parameters have been internally calibrated.

**Table 1.** Digital Diagnostic Memory Map (Specific Data Field Descriptions)

**Table 2 - EEPROM Serial ID Memory Contents (A0h)**

Data Address	Length (Byte)	Name of Length	Description and Contents
Base ID Fields			
0	1	Identifier	Type of Serial transceiver (03h=SFP)
1	1	Reserved	Extended identifier of type serial transceiver (04h)
2	1	Connector	Code of optical connector type (07=LC)
3-10	8	Transceiver	10G Base-LR
11	1	Encoding	64B/66B
12	1	BR, Nominal	Nominal baud rate, unit of 100Mbps
13-14	2	Reserved	(0000h)
15	1	Length(9um)	Link length supported for 9/125um fiber, units of 100m
16	1	Length(50um)	Link length supported for 50/125um fiber, units of 10m
17	1	Length(62.5um)	Link length supported for 62.5/125um fiber, units of 10m
18	1	Length(Copper)	Link length supported for copper, units of meters
19	1	Reserved	
20-35	16	Vendor Name	SFP vendor name: TIBTRONIX
36	1	Reserved	
37-39	3	Vendor OUI	SFP transceiver vendor OUI ID
40-55	16	Vendor PN	Part Number: "TSPLEG20D-LX" (ASCII)

56-59	4	Vendor rev	Revision level for part number
60-62	3	Reserved	
63	1	CCID	Least significant byte of sum of data in address 0-62
Extended ID Fields			
64-65	2	Option	Indicates which optical SFP signals are implemented (001Ah = LOS, TX_FAULT, TX_DISABLE all supported)
66	1	BR, max	Upper bit rate margin, units of %
67	1	BR, min	Lower bit rate margin, units of %
68-83	16	Vendor SN	Serial number (ASCII)
84-91	8	Date code	TIBTRONIX's Manufacturing date code
92-94	3	Reserved	
95	1	CCEX	Check code for the extended ID Fields (addresses 64 to 94)
Vendor Specific ID Fields			
96-127	32	Readable	TIBTRONIX specific date, read only
128-255	128	Reserved	Reserved for SFF-8079

## ● Digital Diagnostic Monitor Characteristics

Data Address	Parameter	Accuracy	Unit
96-97	Transceiver Internal Temperature	±3.0	°C
100-101	Laser Bias Current	±10	%
100-101	Tx Output Power	±3.0	dBm
100-101	Rx Input Power	±3.0	dBm
100-101	VCC3 Internal Supply Voltage	±3.0	%


## ● Regulatory Compliance

The TSPLEG20D-LX complies with international Electromagnetic Compatibility (EMC) and international safety requirements and standards (see details in Table following).


Electrostatic Discharge (ESD) to the Electrical Pins	MIL-STD-883E Method 3015.7	Class 1(>1000 V)
Electrostatic Discharge (ESD) to the Duplex LC Receptacle	IEC 61000-4-2 GR-1089-CORE	Compatible with standards
Electromagnetic Interference (EMI)	FCC Part 15 Class B EN55022 Class B (CISPR 22B) VCCI Class B	Compatible with standards
Laser Eye Safety	FDA 21CFR 1040.10 and 1040.11	Compatible with Class 1 laser



● Recommended Circuit




Recommended Host Board Power Supply Circuit



Recommended High-speed Interface Circuit

## ● Mechanical Dimensions



## ● Order Information:

TSPLEG10D-Dxx		XX: 100GHZ ITU Grid Wavelength	
Part No.	Central Wavelength(nm)	Frequency (THZ)	
TSPLEG10D-D61	1528.77	196.1	
TSPLEG10D-D60	1529.55	196.0	
TSPLEG10D-D59	1530.33	195.9	
TSPLEG10D-D58	1531.12	195.8	
TSPLEG10D-D57	1531.90	195.7	
TSPLEG10D-D56	1532.68	195.6	
TSPLEG10D-D55	1533.47	195.5	
TSPLEG10D-D54	1534.25	195.4	
TSPLEG10D-D53	1535.04	195.3	
TSPLEG10D-D52	1535.82	195.2	
TSPLEG10D-D51	1536.61	195.1	
TSPLEG10D-D50	1537.40	195.0	
TSPLEG10D-D49	1538.19	194.9	
TSPLEG10D-D48	1538.98	194.8	
TSPLEG10D-D47	1539.77	194.7	

TSPLEG10D-D46	1540.56	194.6
TSPLEG10D-D45	1541.35	194.5
TSPLEG10D-D44	1542.14	194.4
TSPLEG10D-D43	1542.94	194.3
TSPLEG10D-D42	1543.73	194.2
TSPLEG10D-D41	1544.53	194.1
TSPLEG10D-D40	1545.32	194.0
TSPLEG10D-D39	1546.12	193.9
TSPLEG10D-D38	1546.92	193.8
TSPLEG10D-D37	1547.72	193.7
TSPLEG10D-D36	1548.51	193.6
TSPLEG10D-D35	1549.32	193.5
TSPLEG10D-D34	1550.12	193.4
TSPLEG10D-D33	1550.92	193.3
TSPLEG10D-D32	1551.72	193.2
TSPLEG10D-D31	1552.52	193.1
TSPLEG10D-D30	1553.33	193.0
TSPLEG10D-D29	1554.13	192.9
TSPLEG10D-D28	1554.94	192.8
TSPLEG10D-D27	1555.75	192.7
TSPLEG10D-D26	1556.55	192.6
TSPLEG10D-D25	1557.36	192.5
TSPLEG10D-D24	1558.17	192.4
TSPLEG10D-D23	1558.98	192.3
TSPLEG10D-D22	1559.79	192.2
TSPLEG10D-D21	1560.61	192.1
TSPLEG10D-D20	1561.42	192.0
TSPLEG10D-D19	1562.23	191.9
TSPLEG10D-D18	1563.05	191.8
TSPLEG10D-D17	1563.86	191.7

TIBTRONIX reserves the right to make changes to the products or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such products or information.

Published by Shenzhen TIBTRONIX Technology Co., Ltd.

Copyright © TIBTRONIX

All Rights Reserved